An analogue nonvolatile memory is presented, which is not only CMOS-compatible but also capable of storing analogue currents with a resolution of more than eight bits. The programming process is controlled by a hysteretic comparator on-chip, which stops the injection current automatically by negative feedback, regardless of the programming nonlinearity and device mismatches. With the simple, on-chip programming circuit, the proposed analogue memory is capable of storing currents ranging from 1 to 18 mA accurately with negligible variations across different memory cells.
Introduction:
The neuromorphic system in [1] first employed floatinggate devices to store analogue values non-volatilely, facilitating analogue computation in parallel and in large scale. An analogue nonvolatile memory array for storing audio data was further demonstrated in [2] . While the two pioneering works were based on the customised EEPROM technology, Diorio et al. proposed the CMOS-compatible (or embedded), analogue nonvolatile memory, extending its application to a wide variety of analogue circuits [3] . However, the accuracy of analogue storage in an array had been limited by the nonlinearity of programming mechanisms and device mismatches. One proposed solution was calculating the required drain voltage for a target current, and then programming each memory cell iteratively by short pulses of injection currents [4] . This solution not only required a large, off-chip system to implement the programming algorithm but also relied on precise sensing of the drain current of each memory cell.
This Letter presents an embedded, analogue nonvolatile memory, fabricated with the standard CMOS 0.35 mm technology by the Taiwan Semiconductor Manufacturing Co. With a simple, on-chip programming circuit controlling the programming current by negative feedback, the memory cell is able to store analogue currents with comparable accuracy to that in [4] . The feedback control further eliminates the effect of device mismatches, guaranteeing a negligible variation across different memory cells. The proposed analogue memory is based on the p-type transistor, the gate of which is isolated and connected with a poly-Nwell capacitor (C tun ), as illustrated by the inset in Fig. 1 . The device structure is analogous to that in [3] , while a control gate formed by a second poly layer is not included and the transistor operates in the strong-inversion region instead. In each programming process, electrons in the floating gate are first removed (erased) by FowlerNordheim (FN) tunnelling through C tun . Hot-electron injection (I inj ) is then induced in the p-type transistor to program the floating gate. The white squares in Fig. 1 show the measured I inj against the gate voltage (V fg ), averaged over the measurements of five transistors with W/L ¼ 5 mm/1 mm. As V fg increases from 1 to 6 V, I inj is dominated by hole and electron injections in turn, resulting in a self-convergent point around V fg ¼ 2.8 V. I inj preceding the self-convergent point involves both channel hot-hole injection (CHHI) and impact-ionised hot-hole injection (IHHI), while beyond this point, only impact-ionised hotelectron injection (IHEI) is involved [5] . According to [6] , CHHI in strong inversion can be modelled as (1), with IHHI and IHEI as (2):
(1) Assuming that CHHI and IHHI occur with equal probability, the total injection current is modelled as I inj ¼ I IHEI 2 (I CHHI + I IHHI )/2. The black curve in Fig. 1 shows the simulated I inj , agreeing with the measurement satisfactorily.
Proposed circuit: Fig. 2 shows the proposed analogue memory circuit and its photograph. The four transistors encircled by the dotted line constitute a memory cell, wherein the common gate of M fg1 and M fg2 is the floating node (V fg ). M fg1 is the programming transistor, generating hotelectron injection into V fg when M inj turns on. C C is added to reduce the charge-injection errors induced by the switching of M inj . M fg2 is the readout transistor the current of which represents the memorised current and is buffered by M 1 . Compared to the single-transistor cell employed in [3] , the proposed architecture has the advantage of avoiding charge injection or hot-carrier injection into V fg during the readout process, as the programming current can be completely switched off by turning off M inj and the drain voltage of M fg2 is fixed by V bias through M 1 . In addition, the memorised current is independent of the characteristics of M fg1 , which could change or degrade after undergoing injection current for a long term. All the other transistors except for M 10 and M 11 form a current comparator to be shared among different memory cells. Fig. 3 . The effective bit resolution was thus calculated as log 2 (17/0.05), yielding a resolution of more than eight bits. Fig. 4 shows the statistics of the measurements over four identical memory cells, revealing clearly the linearity and the precision of the analogue memory. The magnified window shows that the maximum standard deviation of 5.5 nA occurs at I ref ¼ 6 mA. Such a small variation is attributed to the feedback control by the comparator, and is of particular importance for an analogue memory array. Conclusions: An embedded, analogue nonvolatile memory with a simple, on-chip programming circuit has been designed and tested.
The measurement results demonstrate that the programming circuit is capable of storing analogue currents into the memory as accurately as the off-chip system in [4] , with a shorter programming time and negligible variations across different memory cells. The promising performance mainly comes from the use of a hysteretic comparator to control the programming current automatically by negative feedback. To extend the application of the proposed circuit, a large array of analogue nonvolatile memory will be further developed.
